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Abstract Numerous challenges have to be mastered as applications in scientific
computing are being developed for post-petascale parallel systems. While ample
parallelism is usually available in the numerical problems at hand, the efficient
use of supercomputer resources requires not only good scalability but also a ver-
ifiably effective use of resources on the core, the processor, and the accelerator
level. Furthermore, power dissipation and energy consumption are becoming fur-
ther optimization targets besides time to solution. Performance Engineering (PE)
is the pivotal strategy for developing effective parallel code on all levels of mod-
ern architectures. In this paper we report on the development and use of low-level
parallel building blocks in the GHOST library (“General, Hybrid, and Optimized
Sparse Toolkit”). We demonstrate the use of PE in optimizing a density of states
computation using the Kernel Polynomial Method, and show that reduction of run-
time and reduction of energy are literally the same goal in this case. We also give
a brief overview of the capabilities of GHOST and the applications in which it is
being used successfully.
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Fig. 1: Basic ESSEX project organization: The classic
boundaries of application, algorithms, and basic build-
ing blocks tightly interact via a holistic performance en-
gineering process.
1 Introduction
The supercomputer architecture landscape has encountered dramatic changes in the
past decade. Heterogeneous architectures hosting different compute devices (CPU,
GPGPU, and Intel Xeon Phi) and systems running 105 cores or more are dominating
the Top500 top ten [32] since the year 2013. Since then, however, turnover in the top
ten has slowed down considerably. A new impetus is expected by the “Collaboration
of Oak Ridge, Argonne, and Livermore” (CORAL)1 with multi-100 Pflop/s systems
to be installed around 2018. These systems may feature high levels of thread paral-
lelism and multiple compute devices at the node level, and will exploit massive data
parallelism through SIMD/SIMT features at the core level. The SUMMIT2 archi-
tecture is an instructive example. State-of-the-art interconnect technologies will be
used to build clusters comprising 103 to 105 compute nodes.
The hardware architecture of the CORAL systems can be considered blueprints
for the systems to be deployed on the way to exascale computing and thus define
the landscape for the development of hardware-/energy-efficient, scalable, and sus-
tainable software as well as numerical algorithms. Additional constraints are set by
the continuously increasing power consumption and the expectation that mean time
to failure (MTTF) will steadily decrease. It is obvious that long-standing simulation
software needs to be completely re-designed or new codes need to be written from
scratch. The project “Equipping Sparse Solvers for Exascale” (ESSEX)3, funded by
the priority program “Software for Exascale Computing” (SPPEXA) of the German
Research Foundation (DFG) is such an endeavor in the field of sparse eigenvalue
solvers.
The ESSEX project addresses above challenges in a joint software co-design
effort involving all three fundamental layers of software development in computa-
tional science and engineering: basic building blocks, algorithms, and applications.
Energy efficiency and fault tolerance (FT) form vertical pillars forcing a strong in-
teraction between the horizontal activities. The overarching goal of all activities is
minimal time to solution. Thus, the project is embedded in a structured holistic Per-
1 http://www.energy.gov/downloads/fact-sheet-collaboration-oak-ridge-argonne-and-livermore-
coral
2 https://www.olcf.ornl.gov/summit/
3 http://blogs.fau.de/essex
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formance Engineering (PE) process that detects performance bottlenecks and guides
optimization and parallelization strategies across all activities.
In the first funding period (2013–2015) the ESSEX project has developed the
“Exascale enabled Sparse Solver Repository” (ESSR), which is accessible under a
BSD open source license.4
The application layer has contributed various scalable matrix generation routines
for relevant quantum physics problems and has used the ESSR components to ad-
vance research in the fields of graphene structures [26, 23, 24, 8] and topological
materials [22].
In the algorithms layer various classic, application-specific and novel eigen-
solvers have been implemented and reformulated in view of the holistic PE process.
A comprehensive survey on the activities in the algorithms layer (including FT) is
presented in [31]. There we also report on the software engineering process to allow
for concurrent development of software in all three layers.
Work performed in the basic building block layer, which drives the holistic PE
process, is presented in the report at hand.
2 Contribution
The building block layer in ESSEX is responsible for providing an easy to use but
still efficient infrastructure library (GHOST), which allows exploiting optimiza-
tion potential throughout all software layers. GHOST is an elaborate paralleliza-
tion framework based on the MPI+X model, capable of mastering the challenges of
complex node topologies (including ccNUMA awareness and node-level resource
management) and providing efficient data structures and tailored kernels.
In particular the impact of new data structures on heterogeneous simulation is
still underrated in many projects. On top of GHOST we have defined an interface
layer that can be used by algorithms and application developer for flexible software
development (see [31]).
In this work we illustrate selected accomplishments, which are representative for
the full project. We briefly present a SIMD/SIMT-friendly sparse matrix data layout,
which has been proposed by ESSEX and gives high performance across all available
HPC compute devices. As a sample application we choose the Kernel Polynomial
Method (KPM), which will first be used to revisit our model-driven PE process.
Then we demonstrate the impact of PE on improving the energy efficiency on the
single socket level. Using a coupled performance and energy model we validate
these findings qualitatively and can conclude that the achieved performance im-
provements for KPM directly correlate with energy savings. Da gibts diverse Paper,
die was Anderes sehen, eines zB von Tareq und mir. Aber in niedrigster Ordnung
und ohne DRAM-Energie ist es OK.
4 http://bitbucket.org/essex
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Algorithm 1 Naive version of the KPM-DOS algorithm with corresponding BLAS
level 1 function calls. Note that the “swap” operation is not performed explicitly but
merely indicates the logical change of the role of the v, w vectors in the odd/even
iteration steps.
for r = 0 to R−1 do
|v〉 ← |rand()〉
Initialization steps and computation of η0,η1
for m = 1 to M/2 do
swap(|w〉, |v〉)
|u〉 ← H|v〉 ⊲ spmv()
|u〉 ← |u〉−b|v〉 ⊲ axpy()
|w〉 ← −|w〉 ⊲ scal()
|w〉 ← |w〉+2a|u〉 ⊲ axpy()
η2m ← 〈v|v〉 ⊲ nrm2()
η2m+1 ← 〈w|v〉 ⊲ dot()
end for
end for
Then we present a brief overview of the GHOST library and give an overview of
selected solvers that use GHOST in ESSEX. We finally demonstrate that sustained
petascale performance on a large CPU-GPGPU cluster is accessible for our very
challenging problem class of sparse linear algebra.
3 Holistic Performance Engineering driving energy efficiency on
the example of the Kernel Polynomial Method (KPM)
The KPM [35] is is well established in quantum physics and chemistry. It is used
for determining the eigenvalue density and spectral properties of sparse matrices,
exposing high optimization potential and the feasibility of petascale implementa-
tions. In the following study the KPM is applied to a relevant problem of quantum
physics: the determination of electronic structure properties of a three-dimensional
topological insulator.
3.1 Performance Engineering for KPM
The naive version of the KPM as depicted in Algorithm 1 builds on several
BLAS [18] level 1 routines and the Sparse BLAS [7] level 2 spmv (Sparse matrix-
vector multiplication) kernel. The computational intensities of all involved kernels
for the topological insulator application are summarized in Table 1. To classify the
behavior of a kernel on a compute architecture it is useful to correlate the computa-
tional intensity with the machine balance which is the flops/byte ratio of a machine
for data from main memory or, in other words, the ratio between peak performance
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Kernel spmv axpy scal nrm2 dot KPM
Imax 0.317 0.167 0.188 0.250 0.250 0.295
Vmin,rel 59.6% 22.0% 7.3% 3.7% 7.3% 100%
Table 1: Maximum computational intensities Imax in flops/byte and approximate
minimum relative share of overall data volume in the solver for each kernel and the
full naive KPM-DOS implementation (Algorithm 1) for the topological insulators
application.
and peak memory bandwidth. It turns out that for each kernel in Table 1 the com-
putational intensity is smaller than the machine balance of any relevant HPC archi-
tecture. Even very bandwidth-oriented vector architectures like the NEC SX-ACE
with a theoretical machine balance of 1 byte/flop, fail to deliver enough data per cy-
cle from main memory to keep the floating point units busy. This discrepancy only
gets more severe on standard multicore CPUs or GPGPUs.
The relative share of data volume assuming minimum data traffic for each kernel
can also be seen in Table 1. As all kernels are strongly bound to main memory band-
width, we can directly translate the relative data volume shares to relative runtime
shares if we assume optimal implementations of all solvers and no excess data trans-
fers. Hence, the spmv is the dominating operation in the naive KPM-DOS solver.
This, together with the fact that BLAS level 1 routines offer only very limited per-
formance optimization potential, necessitates a detailed look into this kernel.
3.1.1 Sparse matrix data format
Not only KPM-DOS but also many other sparse linear algebra algorithms are dom-
inated by SpMV. This gave rise to intense research dealing with the performance
of this operation. A common finding is that SpMV performance strongly depends
on the sparse matrix data format. In the past there was an implicit agreement that
an optimal choice of sparse matrix data format strongly depends on the compute
architecture used. Obviously, this poses obstacles especially in the advent of hetero-
geneous machines we are facing today. This led to several efforts trying to either
identify data formats that yield good performance on all relevant architectures or
to alter the de facto standard format on CPUs (Compressed Sparse Row, or CSR)
to enable high performance CSR SpMV kernels also on throughput-oriented ar-
chitectures. The latter approach resulted in the development of ACSR [2], CSR-
Adaptive [9, 10], and CSR5 [19]. The former approach was pursued, e.g., in [14]
and led to the proposition of SELL-C-σ as a “catch-all” sparse matrix storage format
for the heterogeneous computing era. Although heterogeneous execution is not in
the scope of this work, it probably is a wise decision in view of the future to choose
an architecture-independent storage format if it does not diminish the performance
of CPU-only runs. In ESSEX we decided for the SELL-C-σ storage format, which
we will explain briefly in the following. Moreover, our preference of SELL-C-σ
over CSR will be justified.
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Fig. 2: SELL-C-σ matrix construction. The SELL-2-4 matrix (b) is created from the
source matrix (a), which includes row permutation according to (c). The SELL-C-σ
data structure for this matrix is shown in (d).
SELL-C-σ is a generalization of the Sliced ELLPACK [21] format. The sparse
matrix is cut into chunks where each chunk contains C matrix rows, with C being
a multiple of the architecture’s SIMD width. Within a chunk, all rows are padded
with zeros up to the length of the longest row. Matrix values and according column
indices are stored along jagged diagonals and chunk after chunk. To avoid excessive
zero padding, it may be helpful to sort σ successive matrix rows (σ > C) by their
number of non-zeros before chunk assembly. In this case, also the column indices of
matrix entries have to be permuted accordingly. Fig. 2 demonstrates the assembly of
a SELL-C-σ matrix from an example matrix. In contrast to CSR, SIMD processing
is achieved along jagged diagonals of the matrix instead of rows. This enables effec-
tive vectorized processing for short rows (comparable to or shorter than the SIMD
width), and it enhances the vectorization efficiency of longer rows compared to CSR
due to the absence of a reduction operation.
Typically, even non-vectorized code yields optimal performance for bandwidth-
bound kernels on a full multi-core CPU socket. However, a higher degree of vector-
ization usually comes along with higher energy efficiency. Hence, we used SELL-
C-σ for our experiments. Even if no performance gain over CSR can be expected
on a full socket, we will demonstrate in Sect. 3.2 that SELL-C-σ turns out to be
beneficial in terms of energy consumption. Due to the regular structure of the topo-
logical insulator system matrix, no row sorting has to be applied, i.e., σ = 1. The
chunk height C was set to 32.
3.1.2 Kernel fusion and blocking
The naive KPM-DOS implementation is strongly memory-bound as described in the
introduction to Sect. 3.1. Thus, the most obvious way to achieve higher performance
is to decrease the amount of data traffic.
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for r = 0 to R−1 do
|v〉 ← |rand()〉
Initialization and computation of η0,η1
for m = 1 to M/2 do
swap(|w〉, |v〉)
|w〉= 2a(H−b1)|v〉− |w〉 &
η2m = 〈v|v〉 &
η2m+1 = 〈w|v〉
end for
end for
Fig. 3: Enhanced version of the KPM-
DOS algorithm using the augmented
SpMV kernel, which covers all opera-
tions chained by ’&’.
|V 〉 := |v〉0..R−1 ⊲ Assemble vector blocks
|W 〉 := |w〉0..R−1
|V 〉 ← |rand()〉
Initialization and computation of µ0,µ1
for m = 1 to M/2 do
swap(|W 〉, |V 〉)
|W 〉= 2a(H−b1)|V 〉− |W 〉 &
η2m[:] = 〈V |V 〉 &
η2m+1[:] = 〈W |V 〉
end for
Fig. 4: Fully optimized version of the
KPM-DOS algorithm combining kernel
fusion (see Figure 3) and vector block-
ing. Each η is a vector of R column-wise
dot products of two block vectors.
As previously described in [16], a simple and valid way to do this is to fuse
all involved kernels into a single tailored KPM-DOS kernel. Fig. 3 shows the KPM-
DOS algorithm with all operations fused into a single kernel. Taking the algorithmic
optimization one step further, we can eliminate the outer loop by combining all
random initial states into a block of vectors and operate on vector blocks in the
fused kernel. The resulting fully optimized (i.e., fused and blocked) kernel can be
seen in Fig. 4. Eeach of the proposed optimization steps increases the computational
intensity of the KPM-DOS solver:
Imax=
69
234
≈ 0.295
F
B
kernel fusion &
−−−−−−−−→
vector blocking
69
130/R+24
≈


0.448 F
B
R = 1 (no blocking)
2.459 F
B
R = 32 (this work)
2.875 F
B
R → ∞
(1)
Eventually, the fully optimized solver is decoupled from main memory bandwidth
on the IVB architecture as we have demonstrated in [16].
3.2 Single-socket performance and energy analysis
3.2.1 Multi-core energy modeling
The usefulness of analytic models that describe the runtime and power dissipation
of programs and the systems they run on is undisputed. Even if such models are
often over-simplified, they can still predict and explain many important properties
of hardware-software interaction. Bandwidth-based upper performance limits on the
CPU level have been successfully used for decades [5, 13], but modeling power
dissipation is more intricate. In [11] we have introduced a phenomenological power
and energy consumption model from which useful guidelines for the energy-optimal
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operating point of a code (number of active cores, clock speed) could be derived.
In the following we briefly review the model and its predictions as far as they are
relevant for the application case of KPM.
The model takes a high-level view of energy consumption. It is assumed that the
CPU chip dissipates a constant baseline power W0, which is defined as the power
at zero (extrapolated) clock speed. W0 also contains contributions from cores in
idle or deep sleep state, and it may also comprise other system components whose
power dissipation is roughly constant. Every active core, i.e., when executing in-
structions, contributes additional dynamic power, which depends on the clock speed.
The power dissipation at n active cores is assumed as
W =W0+
(
W1 f +W2 f
2
)
n . (2)
There is no cubic term in f since measurements on current multi-core CPUs show
that the dynamic power is at most quadratic in f . This is a consequence of the
automatic adaptation of supply voltage to clock speed as imposed by the processor
or the OS kernel [6]. Power and energy to solution are connected by the program’s
runtime, which is work divided by performance. If F is the amount of work (e.g., in
flop/s) we assume the following model for the runtime:
T (n, f ) =
F
min(nP0( f ),Pmax)
, (3)
where P0 is the single-core (i.e., sequential) performance and Pmax is the maximum
performance as given by a bandwidth-based limit (e.g., as given by the product of
arithmetic intensity and memory bandwidth if the memory interface is a potential
bottleneck). Assuming linear scalability up to a saturation point is justified on cur-
rent multi-core designs if no other scaling impediments apply. In general P0 will
depend strongly on the clock speed since the serial execution time is dominated by
intra-cache data transfers or in-core execution on modern CPUs with deep cache
hierarchies. This is clearly described by our ECM performance model [30]. The
energy to solution is thus
E(n, f ) = F ·
W0+
(
W1 f +W2 f
2
)
n
min(nP0( f ),Pmax)
. (4)
There are several immediate conclusions that can be drawn from this model [11].
Here we restrict ourselves to the case of a fixed clock speed f . Then,
• If the performance saturates at some number of cores ns, this is the number of
active cores to use for minimal energy to solution.
• If the performance is linear in n one must use all cores for minimal energy to
solution.
• Energy to solution is inversely proportional to performance, regardless of whether
the latter is saturated or not.
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We consider the last of these conclusions to be the most important one, since run-
time (i.e., inverse performance) is the only factor in which energy is linear. This
underlines that performance optimization is the pivotal strategy in energy reduction.
3.2.2 Measurements
In order to provide maximum insight into the connections between performance and
energy in a multi-core chip we use what we call a Z-plot, combining performance
in Gflop/s on the x axis with energy to solution in J on the y axis (see Fig. 5). One
set of data points represents measurements for solving a fixed problem with a vary-
ing number of active cores on the chip. In a Z-plot, horizontal lines are “energy
iso-lines,” vertical lines are “performance iso-lines,” and hyperbolas are “power iso-
lines” (doubling performance, i.e., cutting the runtime in half, also halves energy).
If a program shows saturating performance with respect to the number of cores,
the curve bends upward at the saturation point, indicating that more resources (thus
more power) are used without a performance gain, leading to growing energy to so-
lution. For scalable programs the curve is expected to stay flat or keep falling if the
power model described in Sect. 3.2.1 holds. The Z-plot has the further advantage
that lines of constant energy-delay product (energy to solution multiplied by pro-
gram runtime, EDP) are straight lines through the origin. This is convenient when
EDP is used as an alternative target metric instead of plain energy.
All measurements shown in this section were performed on one node (actually a
single socket) of the “Emmy” cluster at RRZE, comprising Intel Ivy Bridge (Xeon
E5-2660v2) CPUs with 2.2GHz base clock speed and 32GB of RAM per socket.
The clock frequency was set to 2.2GHz, i.e., “Turbo Mode” was disabled. Energy
measurements were done via the likwid-perfctr tool from the LIKWID tool
suite [33, 1], leveraging Intel’s on-chip RAPL infrastructure.
In Fig. 5 we show package-level energy and performance data for the naive im-
plementation of KPM (Algorithm 1) and the augmented and blocked versions (Fig. 3
and Fig. 4) on one IVB socket at a fixed baseline frequency of 2.2GHz. As ex-
pected from their low computational intensities (see Table 1 and Sect. 3.1.2), the
naive and augmented variants show strong performance saturation at about 5 and 6
cores, respectively. The augmented kernel requires more cores for saturation since it
performs more work per byte transferred from main memory. In the inset we show
the bandwidth-based performance limits calculated by multiplying the maximum
achievable memory bandwidth on the chip (45GB/s) with the respective computa-
tional intensity. The measured saturated performance is only 6–7% below this limit
in both cases. Note that the maximum bandwidth was obtained using a read-only
benchmark (likwid-bench load [34]) but the kernels do not exhibit pure load
characteristics. Depending on the fraction of stored vs. loaded data, the maximum
bandwidth delivered to the IVB chip can drop by more than 10%. The blocked vari-
ant does not suffer from a memory bandwidth bottleneck on this processor and thus
profits from all cores on the chip. As opposed to the naive and blocked versions, it
10 M. Kreutzer et al.
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Fig. 5: Single-socket performance and energy Z-plot of naive (squares), augmented
(circles), and blocked (triangles) versions on IVB, comparing one thread per core
(filled) vs. two threads (open). Inset: enlarged region of saturation for naive and
blocked versions with absolute upper performance limit. Line segments between
points are a guide to the eye only. The SELL-32-1 matrix format was used in all
cases. No significant variation in energy or performance was observed over multiple
runs on the socket.
also shows a significant speedup of 12% when using both hardware threads per core
(SMT2).
The energy to solution data in the figure was measured on the CPU package
level, i.e., ignoring the rest of the system such as RAM, I/O, disks, etc. On the other
hand, the particular IVB processor used for the benchmarks shows a low dynamic
power compared to chips with higher clock speeds. As a consequence, performance
improvements by algorithmic or implementation changes translate into almost pro-
portional energy savings. This is demonstrated by the dashed lines in Fig. 5: Com-
paring full sockets, the naive version is 1.5× slower and takes 1.45× more energy
than the augmented version. The blocked version is 3.1× faster and takes 2.9× less
energy than the augmented version. This correspondence becomes only more accu-
rate when adding the full baseline power contributions from all system components.
Note that a further 20% of package-level energy can be saved with the naive and
blocked versions by choosing the minimum number of cores that ensures satura-
tion.
The influence of SMT is minor in the saturating cases, which is expected since
SMT cannot improve performance in the presence of a strong memory bottleneck.
The 12% performance boost for the blocked version comes with negligible energy
savings. We must conclude that executing code on both hardware threads increases
the power dissipation, which is also seen by the slight energy increase for SMT2 in
the saturated case.
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Fig. 6: Single-socket performance and energy Z-plot for the same kernel versions
as in Fig. 5 but comparing the SELL-1-1 (CRS) matrix format (filled symbols) with
SELL-32-1 (open symbols) at two threads per core.
A performance-energy comparison of the SELL-1-1 (a.k.a. CRS) matrix storage
format with SELL-32-1 is shown in Fig. 6 for all code versions. The energy ad-
vantage of SELL-32-1 in the saturating case is mainly due to the higher single-core
performance and accordingly smaller number of required cores to reach the satu-
ration point, leading to package-level energy savings of 8% and 13% for the naive
and augmented kernels, respectively. We attribute the slight difference in saturated
performance to the different right-hand side data access patterns in the SpMV. The
blocked variant shows no advantage (even a slight slowdown) for the SIMD-friendly
data layout, which is expected since the access to the matrix data is negligible.
The conclusion from the socket-level performance and energy analysis is that
optimization by performance engineering translates, to lowest order, into equivalent
energy savings. Overall, the performance ratio between the fastest variant (blocked,
with two threads per core) and the lowest (full-socket CRS-based naive implemen-
tation) is 5.1, at an energy reduction of 4.5×. At least on the Intel Ivy Bridge system
studied here we expect similar findings for other algorithms investigated in the ES-
SEX project.
A comprehensive analysis of the power dissipation and energy behavior of the
studied code variants and the changes for multi-socket and highly parallel runs is
beyond the scope of this paper and will be published elsewhere.
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4 An overview of GHOST
The GHOST (General, Hybrid, and Optimized Sparse Toolkit) library summarizes
the effort put into computational building blocks in the ESSEX project. A detailed
description can be found in [17]. GHOST, a “physics” package containing several
scalable sparse matrices, and a range of example applications are available for down-
load.5 GHOST features high performance building blocks for sparse linear algebra.
It builds on the “MPI+X” programming paradigm where “X” can be one of either
OpenMP+SIMD or CUDA. The development process of GHOST is closely accom-
panied by analytic performance modeling, which guarantees compute kernels with
optimal performance where possible.
There are several software libraries available that offer some sort of hetero-
geneous execution capabilities. MAGMA [20], ViennaCL [29], PETSc [4], and
Trilinos [12] are arguably the most prominent approaches, all of which have their
strengths and weaknesses. PETSc and Trilinos are similar to GHOST as they also
build on MPI+X. MAGMA and ViennaCL, on the other hand, provide shared mem-
ory building blocks for different architectures but do not expose any distributed
memory capabilities themselves. The most fundamental difference between GHOST
and the aforementioned libraries is the possibility of data-parallel heterogeneous ex-
ecution in GHOST (see below). GHOST has been designed from scratch with het-
erogeneous architecture in mind. This has to be seen in contrast to the subsequent
addition of heterogeneous computing features to originally homogeneous libraries
such as, e.g., PETSc, for which a disclaimer says:6 “WARNING: Using GPUs ef-
fectively is difficult! You must be dedicated and willing to get into the guts of GPU
usage if you are serious about using GPUs.”
GHOST is not intended to be a rival of the mentioned libraries, but rather a
promising supplement and novel approach. Due to its young age, it certainly falls
behind in terms of robustness and maturity. While other solutions focus on broad
applicability, which often comes with sacrificing some performance, achieving op-
timal efficiency for selected applications without loosing sight of possible broader
applicability is clearly the main target of GHOST development. Within the ESSEX
effort, we supply mechanisms to use GHOST in higher level software frameworks
using the PHIST library [31]. To give an example, in [17] we have demonstrated the
feasibility and performance gain of using PHIST to leverage GHOST for a Krylov-
Schur algorithm as implemented in the Trilinos package Anasazi [3]. In the follow-
ing we will briefly summarize the most important features of GHOST and how they
influence the ESSEX effort.
A unique feature of GHOST is the capability of data-parallel execution across
heterogeneous devices. MPI ranks can be assigned to arbitrary combinations of het-
erogeneous compute devices, as depicted in Fig. 7. A sparse system matrix is the
central data structure in GHOST, and it is distributed row-wise among MPI ranks.
5 https://bitbucket.org/essex/
6 http://www.mcs.anl.gov/petsc/features/gpus.html, accessed 11-29-2015
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Fig. 7: Heterogeneous compute node and sensible process placement as suggested
by GHOST. Figure taken from [17].
In order to reflect heterogeneous systems in an efficient manner, the amount of ma-
trix rows per rank can be arbitrarily set at runtime.
On top of ”MPI+X“, GHOST exposes the possibility for affinity-aware task-level
parallelism. Users can create tasks, which are defined as arbitrary callback functions.
OpenMP parallelism can be used inside those tasks and GHOST will take care of
thread affinity and resource management. This feature can be used, e.g., for com-
munication hiding, asynchronous I/O, or checkpointing. In future work we plan to
implement asynchronous preconditioning techniques based on this mechanism.
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GHOST uses the SELL-C-σ sparse matrix storage format as previously de-
scribed in Sect. 3.1.1. Note that this does not imply exclusion of CSR, since CSR
is just a special case of SELL-C-σ with C=1 and σ=1. Selected kernels are imple-
mented using compiler intrinsics to ensure efficient vectorization. This turned out
to be a requirement for optimal performance of rather complex, compute-intensive
kernels. However, vectorization may also pay off for kernels with lower computa-
tional intensity. Fig. 9 backs up the findings of Sect. 3.2.2 in this regard. Not only
the superior vectorization potential of SELL-C-σ over CSR, but also a manually
vectorized implementation of the SELL-C-σ SpMV kernel yields a highly energy-
efficient SpMV kernel.
Vector blocking, i.e., processing several dense vectors at once, is usually a
highly appropriate optimization technique in sparse linear algebra due to the of-
ten bandwidth-limited nature of sparse matrix algorithms. GHOST addresses this
by supporting efficient block vector operations for row- and column-major storage.
Block vector operations often lead to short loops due to a small number of vec-
tors (i.e., in the order of tens) in a block. As short loops are often accompanied by
performance penalties, it is possible to define a list of small dimensions at GHOST
compile time. Block vector kernels will be automatically generated according to this
list. This mechanism is used not only for block vectors, but also for the chunk height
C in the SELL-C-σ sparse matrix format. Fig. 8 illustrates the performance benefit
observed due to generated block vector kernels.
Another way to improve the computational intensity of sparse linear algebra al-
gorithms is kernel fusion. In this regard, specialized kernels like the KPM-DOS
operator are implemented in close collaboration with experts from the application
domain. The specialization grade was bedeutet das?of those kernels can be gradually
increased, which makes them potentially useful for applications beyond the ESSEX
scope. In this regard it should be noted that kernel fusion, while certainly being a
promising optimization approach, diminishes the potential for efficient task-parallel
execution. This fact promotes the use of kernel fusion together with data parallelism
as used in GHOST.
Among others, the described features enable very high performance on modern,
heterogeneous supercomputers as demonstrated in our previous work [16, 25, 27,
15].
5 GHOST applications
In the course of the ESSEX project the GHOST library has been used by several nu-
merical schemes (developed and implemented by computational algorithms layer)
to enable large scale (heterogeneous) computations for quantum physics scenarios
defined by the application layer. Here we summarize selected (already published)
application scenarios to demonstrate the capability, the state, and the broad applica-
bility of the GHOST library. We have added measurements, where appropriate, to
demonstrate the performance sustainability of the GHOST framework over several
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processor generations. Moreover these measurements also provide an impression
of the rather moderate technological improvements on the hardware level during
the ESSEX project period. In particular we focus on a node-level comparison of a
Cray XC30 system, which hosts one Nvidia K20X GPGPU and one Intel Xeon E5-
2670 “Sandy Bridge” (SNB) processor in each node, with a recent CPU compute
node comprising two Intel Xeon E5-2695v3 “Haswell” (HSW) CPUs. While the
Cray XC30 system (PizDaint at CSCS Lugano) has entered the Top500 top ten list
at the start of the ESSEX project and is still ranked as #7 (November 2015), Intel
Haswell-based systems showed up first in the top ten in 2015.
5.1 Density-of-states computations using KPM-DOS
The basic algorithm (KPM-DOS) used in ESSEX to compute the density of states
of large sparse matrices has been introduced in Sect. 3.1. In [16] we have pre-
sented the PE process and implementation details to enable fully heterogeneous
(CPU+GPGPU) KPM-DOS computations and could achieve high node level per-
formance up to 1024 nodes in weak scaling scenarios. Since then we have extended
our runs to up to 4096 nodes (which is approximately 80% of PizDaint) to achieve
0.5 Pflop/s of sustained performance when computing the DOS of a topological in-
sulator model Hamiltonian (see Fig. 10). The corresponding matrix has a dimension
of 3×1010 and is extremely sparse with an average of 13 non-zero entries per row.
On the node level the optimizations described earlier have led to significant perfor-
mance gains for both devices as shown in Fig. 11, and we expect similar energy ef-
ficiency improvements on the Cray XC30 system as demonstrated above. Note that
during the optimization steps the performance bottleneck on the GPGPU changed
from main memory saturation to the dot product. Extending the discussion to lat-
est CPU hardware, we find the Haswell-based system being only 15% ahead of the
Cray XC30 node.
5.2 Inner eigenvalue computation with Chebyshev filter
diagonalization (Cheb-FD)
Applying Chebyshev polynomials as a filter in an iterative subspace scheme allows
for the computation of inner eigenpairs of large sparse matrices. The attractive fea-
ture of this well-known procedure is the close relation between the filter polynomial
and the KPM-DOS scheme. Replacing the norm computation (nrm2()) and the dot
product in Algorithm 1 by a vector addition (axpy) yields the polynomial filter in
our ChebFD scheme. For a more detailed description of ChebFD and the relation to
KPM-DOS we refer to the report on the ESSEX solver repository [31] and on [25].
In ChebFD the polynomial filter is applied to a subspace of vectors and also opti-
mization stage 2 (see Fig. 4) can be applied. As compared to the KPM-DOS kernel,
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the lower computational intensity of the filter kernel reduces performance on the
CPU architectures, while the GPGPU benefits from the lack of reduction operations
moving its bottleneck back to data transfer (see Fig. 12). It is also evident that the
Cray XC30 node (K20X+SNB) outperforms the Intel Haswell node (2× HSW) on
this kernel as well.
As a second part ChebFD requires a subspace orthogonalization step, which ba-
sically leads to matrix-matrix multiplications involving “tall and skinny” matrices.
The performance of widely used BLAS level 3 multi-threaded libraries such as Intel
MKL or ATLAS are often not competitive in the relevant parameter space addressed
by ESSEX application as can be seen in Fig. 13. Up to a block vector size of approx-
imately 50 they may miss the upper performance bound imposed by the memory
bandwidth and the arithmetic peak performance by a large margin. Hence, GHOST
provides optimized kernels for this application scenarios achieving typically 80% of
the maximum attainable performance (see Fig. 13).
The corresponding cuBLAS calls show similar characteristics and thus ESSEX
is currently preparing hand-optimized GPGPU kernels for small numbers of block
vectors as well.
With the current ChebFD implementation we have computed 148 innermost
eigenvalues of a topological insulator matrix (matrix dimension 109) on 512 In-
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tel Xeon nodes on the second phase of SuperMUC7 within 10 hours (see [25] for
details). Using all of the 3072 nodes we will be able to compute the relevant in-
ner eigenvalues for a topological insulator matrix dimension of 1010 at a sustained
performance of approximately 250 Tflop/s on that machine.
5.3 Block Jacobi-Davidson QR method
The popular Jacobi-Davidson method has been chosen in ESSEX to compute a few
low eigenpairs of large sparse matrices. A block variant (BJDQR) was implemented
which operates on dense blocks of vectors and thus increases the computational
intensity (similar to optimization stage 2 in Fig. 4) and decreases the amount of
synchronization points (see [27] and our report on the ESSEX solver repository [31]
for details).
The most time consuming operations in this algorithm are the sparse matrix-
multiple-vector multiplication (spMMVM) and various tall-skinny matrix-matrix
products for a limited number of block sizes (e.g. 2,4 and 8). The implementation
7 see https://www.lrz.de/services/compute/supermuc/systemdescription/
for hardware configuration
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was tuned to make the best possible use of the highly optimized GHOST kernels
(see Fig. 13), and in particular block vectors in row-major storage.
As soon as all optimized CUDA ‘tall-skinny’ kernels are implemented in GHOST,
BJDQR will also be available for fully heterogeneous computations. For a more de-
tailed analysis of performance and numerical efficiency of our BJDQR solver we
refer to [27, 28], where it was shown that GHOST delivers near optimal perfor-
mance on an IVB system and is clearly superior to other implementations.
6 Summary and outlook
We have given an overview of the building block layer in the ESSEX project, specif-
ically the GHOST library. Using several examples of applications within the project
(Kernel Polynomial Method [KPM], Chebyshev filter diagonalization [ChebFD],
block Jacobi-Davidson QR [BJQR]) we have shown that GHOST can address the
challenges of heterogeneous, highly parallel architectures with its consistent MPI+X
approach. GHOST implements the highly successful SELL-C-σ sparse matrix for-
mat, which contains several other popular formats such as CRS as special cases.
We have demonstrated our model-driven Performance Engineering approach using
the example of a KPM-DOS application, showing that improvements in the kernel
implementation (including the choice of a SIMD-friendly data layout, loop fusion,
and blocking) lead not only to the expected performance improvements but also to
proportional savings in energy to solution on the CPU level, both validated using
appropriate performance and power models. For KPM we have also shown the scal-
ability on up to 4096 nodes on the PizDaint supercomputer, delivering a sustained
performance of 0.5 Pflop/s and 87% heterogeneous parallel efficiency on the node
level (CPU+GPGPU). The algorithmically more challenging ChebFD implemen-
tation benefited from the optimized tall skinny matrix multiplications in GHOST,
which reach substantially higher (in fact, near-light speed) socket-level performance
than the vendor library (MKL) for small to medium block vector sizes. Finally,
guided by the same PE approach as in the other cases we could improve the per-
formance of our BJQR implementation to yield a 3× speedup compared with the
Trilinos building block library Tpetra.
The first three years of research into sparse building blocks have already yielded
effective ways of Performance Engineering, based on analytic models and insight
into hardware-software interaction. Beyond the continued implementation and opti-
mization of tailored kernels for the algorithmic and application-centric parts of the
ESSEX project, we will in the future put more emphasis on optimized (problem-
aware) matrix storage schemes, high-precision reduction operations with automatic
error control, and on more advanced modeling and validation approaches. We have
also just barely scratched the surface of the energy dissipation properties of our algo-
rithms; more in-depth analysis is in order to develop a more detailed understanding
of power dissipation on heterogeneous hardware.
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